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1. Introduction
The Pierre Auger Observatory is a ground based detector located in Malargue (Argentina)
(Auger South) at 1400 m above the sea level and dedicated to the detection of ultra
high-energy cosmic rays with energies above 1018 eV with unprecedented statistical and
systematical accuracy. The main goal of cosmic rays investigation in this energy range is to
determine the origin and nature of particles produced at these enormous energies as well as
their energy spectrum. These cosmic particles carry information complementary to neutrinos
and photons and even gravitational waves. They also provide an extremely energetic stream
for the study of particle interactions at energies orders of magnitude above energies reached
at terrestrial accelerators (Abraham J. et al., 2004).
The flux of cosmic rays above 1019 eV is extraordinarily low: on the order of one
event per square-kilometer per century. Only detectors of exceptional size, thousands of
square-kilometers, may acquire a significant number of events. The nature of the primary
particles must be inferred from properties of the associated extensive air showers (EAS).
The Pierre Auger Observatory consists of a surface detectors (SD) array spread over 3000
km2 for measuring the charged particles of EAS and their lateral density profile of muon
and electromagnetic components in the shower front at ground, and of 24 wide-angle
Schmidt telescopes installed at 4 locations at the boundary of the ground array measuring
the fluorescence light associated with the evolution of air showers: the growth and
subsequent deterioration during a development. Such a "hybrid" measurements allow
cross-calibrations between different experimental techniques, controlling and reducing the
systematic uncertainties.
Very inclined showers are different from the ordinary vertical ones. At large zenith angles
the slant atmospheric depth to ground level is enough to absorb the part of the shower that
follows from the standard cascading interactions, both of electromagnetic and hadronic type.
Only penetrating particles such as muons and neutrinos can traverse the atmosphere at large
zenith angles to reach the ground or to induce secondary showers deep in the atmosphere and
close to an air shower detector.
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The ability to analyze inclined showers with zenith angles larger than 60◦ induced by
neutrinos or photons essentially increases the acceptance of the surface array and opens a
part of the sky that was previously inaccessible to the detector. These showers provide a
new tool for ultra high energy cosmic rays interpretation because they are probing muons
of significantly higher energies than vertical showers. Spectral triggers offering a pattern
recognition in a frequency domain may improve a standard detection technique based on
the signal coincidences from many PMT channels above some thresholds in the time domain.
The "old" muon shower fronts have only a small longitudinal extension, which is leading
to short detector signals also in time. To identify these showers at the presence of "young"
showers with a large electromagnetic component one may need a very good spectral
sensitivity to the fast muon component in the trigger.
The main advantage of the spectral trigger is the scaling feature. The set of the DCT
coefficients depends only on the shape of signals, not on their amplitudes. Triggers sensitive
on the shape of FADC traces may detect events with expected characteristics i.e. the fast
attenuated, very short peaks related to the muonic, flat fronts coming from very inclined
showers. Independence of the amplitude is especially promising for the Auger North, where
due to a single PMT in the surface detectors the coincidence technique cannot be used. In
order to keep reasonable trigger rate for the 1st level trigger (ca. 100 Hz), the threshold for the
1st trigger should be much higher than for example in the Pierre Auger Observatory, where
3-fold coincidences attenuated a noise.
Fig. 1. Position of triggered surface detectors on the Auger array for the very inclined shower
(θ = 83.5◦) nr 1155555. Muons triggered only few surface detectors, although they crossed
several hundred detectors. A distance between opposite detectors is 54 km.
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2. Triggers
Two different triggers are currently implemented at the 1st level. The first is a single-bin
trigger generated as 3-fold coincidence of the 3 PMTs at a threshold equivalent to 1.75 vertical
emitted muons. The estimated current for a Vertical Equivalent Muon (IVEM) is the reference
unit for the calibration of FADC traces signals and corresponds to ca. 50 ADC-counts.
This trigger has a rate of about 100 Hz. It is used mainly to detect fast signals, which
correspond also to the muonic component generated by horizontal showers. The single bin
trigger is generated when the input signal is above the fixed thresholds calculated in the
micro-controller during the calibration process. It is the simplest trigger useful for high-level
signals. The second trigger is the Time over Threshold (ToT) trigger that requires at least 13
time bins above a threshold of 0.2 IVEM. A pre-trigger ("fired" time bin) is generated if in
a sliding time window of 120 × 25 ns length a coincidence of any two channels appears.
This trigger has a relatively low rate of about 1.6 Hz, which is the expected rate for two
muons crossing the Auger surface detector. It is designed mainly for selecting small but
spread-in-time signals, typical for high energy distant EAS or for low energy showers, while
ignoring the single muon background (Abraham J. et al., 2010).
Cherenkov light generated by very inclined showers crossing the Auger surface detector can
reach the PMT directly without reflections on Tyvec liners. Especially for "old" showers the
muonic front is very flat. This together corresponds to very short direct light pulse falling on
the PMT and in consequence very short rise time of the PMT response. For vertical or weakly
inclined showers, where the geometry does not allow reaching the Cherenkov light directly
on the PMT, the light pulse is collected from many reflections on the tank walls. Additionally,
the shower developed for not so high slant depth are relatively thick. These give a signal from
a PMT as spread in time and relatively slow increasing.
Hadron induced showers with dominant muon component give an early peak with a typical
rise time mostly from 1 to 2 time bins (by 40 MHz sampling) and decay time of the order
of 80 ns (Aglietta et al., 2005). The estimation of the rise time for the front on the base of
one or two time bins is rather rough. The rise time calculated as for two time bins may be
overestimated due to a low sampling rate and an error in a quantization in time. Higher
time resolution would be favorable. The expected shape of FADC traces suggests to use a
spectral trigger, instead of a pure threshold analysis in order to recognize the shape of the
FADC traces characteristic for the traces of very inclined showers. The monitoring of the shape
would include both the analysis of the rising edge and the exponentially attenuated tail. A
very short rise time together with a relatively fast attenuated tail could be a signature of very
inclined showers. We observe numerous very inclined showers crossing the full array but
which "fire" only few surface detectors (Fig. 1). For that showers much more detectors should
have been hit. Muonic front probably produces PMT signals not high enough to generate
3-fold coincidences, some of signals are below of thresholds (see Fig. 2). This may be a reason
of "gaps" in the array of activated surface detectors.
3. Discrete Fourier Transform vs. Discrete Cosine Transform
There are several variants of the DCT with slightly modified definitions. The DCT-I is exactly
equivalent (up to an overall scale factor of 2), to a DFT of 2N - 2 real numbers with even
symmetry. The most commonly used form of the Discrete Cosine Transform is DCT-II.
X¯k = αk
N−1
∑
n=0
xncos
(
pi
N
(n +
1
2
)k
)
(1)
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Fig. 2. FADC traces (in ADC-counts) of a horizontal shower (no. 01145055: θ = 83.3◦)
registered in three detectors: Ramon, Christian and Juancho, respectively, and shown for the
range of (240 - 265) time bins. Only the signal in the Ramon detector (1.93 IVEM) is above the
standard threshold of 1.75 IVEM. Signals in Cristian (1.64 IVEM) and Juancho (1.68 IVEM)
detectors are below the standard thresholds and they are detected by chance (compare a
registration efficiency for a similar event shown in Fig. 1). For all very inclined showers the
rising edge corresponds to one or two time bins.
where α0 =
1√
N
and αk =
2√
N
for k ≥ 1.
The DCT-III form is sometimes simply referred to as "the inverse DCT" (IDCT). A variant
of the DCT-IV, where data from different transforms are overlapped, is called the Modified
Discrete Cosine Transform (MDCT). The DCT is a Fourier-related transform similar to the
DFT, but using only real numbers. DCT are equivalent to DFT of roughly twice the length,
operating on real data with even symmetry (since the Fourier transform of a real and even
function is real and even), where in some variants the input and/or output data are shifted by
half a sample. The DCT-II and DCT-IV are considered as the alternative approach to the FFT.
In fact, the FFT routine can be supplied in an interleaving mode, even samples treated as real
data, odd samples as imaginary data. A trigger based on Discrete Fourier Transform (DFT)
(Radix-2 FFT) (Szadkowski, 2006) has already been implemented in the 3rd generation of the
Front FEB based on Cyclone™ Altera® chip (Szadkowski, 2005b). However, for real signal xn
X¯ N
2 +k
=
N−1
∑
n=0
xne
−j 2piN ( N2 +k)n =
N−1
∑
n=0
xn(−1)n
[
ej
2pi
N kn
]∗
= X¯∗N
2 −k
(2)
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and
(
N
2
th
)
spectral line of X¯k , k = 0,1,...,N-1 is lying on a symmetry axis: the real part is
symmetric, the imaginary part is asymmetric. The useful information is contained only in 1st(
N
2 + 1
)
spectral lines for k = 0,1,...,N/2 corresponding to frequencies fk = k · f0 = k 1N∆t ,
changing from zero to
fsmpl
2 with
fsmpl
N grid.
3.1 Pedestal independence
The analog section of the FEB has been designed to have a pedestal of ca. 10 % of the full
FADC range in order to investigate undershoots. However, the pedestal is relatively sensitive
on the temperature. Daily variation of the pedestal may reach 5 ADC-counts. The trigger
pedestal-independent is very welcome. Let us consider signal with a constant pedestal:
X¯k(ped) =
N−1
∑
n=0
(xn + ped)F(k, n) = X¯k + ped
N−1
∑
n=0
F(k, n) = X¯k + ped×W (3)
F(k, n) = cos
(
kpi
N
(n +
1
2
)
)
(4)
Due to symmetry and parity of the cosine, we get for odd and even indices respectively:
W = 2
N
2 −1
∑
n=0
{
cos
(
kpi
2
)
cos
[
pi
N
(
n +
1
2
)
k− kpi
2
]}
=
⎧⎪⎨
⎪⎩
0 , k− odd
2
N
2 −1
∑
n=0
F(k, n) , k− even (5)
By a recursion, repeating (5) we get finally N2 = 2 and k = 0,
N
2 . For k =
N
2
1
∑
n=0
cos
(
pi
2
(
n +
1
2
))
= 0 (6)
In a consequence for k > 0 the DCT coefficients are independent of the pedestal.
3.2 Scaling
The DCT algorithm has a significant advantage in comparison to the FFT one. The structure of
DCT coefficients is much simpler for interpretation and for a trigger implementation than the
structure of the FFT real and imaginary coefficients (compare 4th of the FFT data vs. 2nd row
for the DCT coefficients in Fig. 3). For the exponentially attenuated signals from the PMTs
higher DCT coefficients (scaled to the 1st harmonics)
ξk =
X¯k
X¯1
(7)
are almost negligible, while both real and imaginary parts of the FFT (scaled to the module of
the 1st harmonics) give relatively significant contributions and are not relevant for triggering.
When a peak appears in the pure attenuated signal (last column in Fig. 3) the structure of the
DCT dramatically changes and trigger condition immediately expires, while modules of FFT
components almost do not change. The structure of FFT harmonics for the last graph in Fig. 3
would be more suitable for a trigger (almost negligible imaginary part for higher harmonics
and also relatively low real harmonics), however it corresponds just to situation, when the
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Fig. 3. A propagation of the pulse (1st row) through the shift register, DCT-II coefficients (2nd
row), absolute values of the DFT (3rd row) and corresponding real (Re), imaginary parts (Im)
(4th row). The 1st column shows the pulse (shape A), when two time bins are on the pedestal
level, the 2nd one (shape B), when only the one time bin is still on the pedestal level, while
the 3rd one (shape C) shows the pulse fully fulfilled the range of investigating shift registers.
For a signal shape related to the exponential attenuation (shape C), the contribution of higher
DCT coefficients is small and suitable for a trigger. When a peak appears in the declining
signal (last column - shape D), the DCT coefficients immediately excesses assumed relatively
narrow acceptance range for triggers. The DFT coefficients (Re and Im in 4th row) have
similar structure as the DCT, however for the pure exponentially declining signal the higher
real DFT harmonics have relatively high values and they are not suitable for triggering.
Absolute values of DFT components (3rd row) are clearly insensitive on discussed
conditions.
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pure attenuated signal is distorted by some peak on the tail and a trigger condition has been
violated.
The plot in the 4th row and 3rd column on Fig. 3 shows a contribution of the DFT vs. the
absolute value of the 1st harmonic. For an exponential attenuated signal (with the attenuation
factor = β) the contribution of both real and imaginary coefficients decreases monotonically
with a significant value for all real coefficients. From the DFT definition we get:
X¯k = A
N−1
∑
n=0
eβne−j
2pik
N n = A
1− e−Nβ
1− eβ+j 2piN k
(8)
ξ =
Re(X¯k)
‖X¯1‖
=
(1 + e−βN)√(
1− e−βcosφ)2 + e−2βsin2φ
(9)
where φ = 2pikN .
Calculating (8) for boundary factors β = (0.28, 0.42) (from the Auger database) and for k =
N/2 (as the lowest in a monotonically decreasing chain), we obtain for N = 16: ξ = 24% and
28%, respectively. These values are too large to be use for triggering. Even an extension of the
DFT size does not help very much. For N = 32: we get still large values: ξ = 17% and 23%.
Almost vanishing higher DCT coefficients provide much natural trigger conditions. 32-point
FFT (roughly equivalent to 16-point DCT) does not offer better stability.
4. Genaral DCT algorithm
The DCT for real signal xn gives independent spectral coefficients for k = 0,1,...,N-1, changing
fk also from zero to
fsampl
2 but with
fsampl
2N grid. DCT vs. DFT gives twice better resolution.
Splitting the sum (1) and redefine the indices we get:
X¯k = αk
⎧⎨
⎩
N
2 −1
∑
n=0
(
xncos
[
pi
N
(
n +
1
2
)
k
]
− xN−1−ncos
[
pi
N
(
N −
(
n +
1
2
))
k
])⎫⎬
⎭ (10)
Due to symmetry of the cosine function
X¯k = αk
N
2 −1
∑
n=0
cos
[
pi
N
(
n +
1
2
)
k
]
×
(
xn + (−1)kxN−1−n
)
(11)
We can introduce the new set of variables:
An =
{
xn + xN−1−n (n = 0, ..., N2 − 1)
xN−1−n − xn (n = N2 , ..., N − 1)
(12)
DCT coefficients can be separated for even and odd indices respectively:
X¯(evenodd )
= αk
N
2 −(10)
∑
n=( 0N−1)
Ancos
[
pi
N
(
n +
1
2
)
k
]
(13)
Let us notice that (13) for even indices has the same structure as (1) with only shorter range of
indices. Recurrently we can introduce new sets of variables for the set of indices k = 2p, where
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p is integer, till k < N. In order to use symmetry of trigonometric functions in a maximal way,
N should be a power of 2, similarly to Radix-2 approach used in FFT algorithm. If N = 2q,
recurrent minimization is possible till p = q. The twiddle factors for successive minimization
steps m equal to cos
(
2pi
2q
2p+m
2
)
= −1 , because the sum of step index m and range factor p
is constant and equals to q. For the rest of indices twiddle factor depends on fractional angle
α = pi2
q−m−1
N .
After the 1st step of minimization, the terms of the sum (13) for odd indices depends only on
the odd multiplicity of the fractional angle
X¯k = αk
N
2 −1
∑
n=N−1
Ancos
[ pi
2N
(2n + 1) k
]
(14)
Using a following trigonometric identity
cosα =
1
2cosβ
(cos(α+ β) + cos(α− β)) (15)
the fractional angles can be increased by the factor of 2 for β = kpi2N . Thus:
X¯k =
αk
2cos
(
kpi
2N
) N/2∑
n=N−1
An ×
[
cos
(
kpi
N
(n + 1)
)
+ cos
(
kpi
N
n
)]
(16)
Let us notice that:
1). cos(kpi) = (−1)k, for n = N-1, hence pure An coefficient survives,
2). cos( kpi2 ) = 0, for n =
N
2 because of odd k,
3). the rest of indices appear in cosine terms twice in An+1 and An coefficients, which allows
introducing the new set of variables
BN−1 = AN−1
BN−1−n = AN−n + AN−1−n (17)
The range of Bn indices is continuous and can be split again on even and odd parts. The above
procedure can be repeated in recurrence.
5. 8-point DCT algorithm
For N = 8 according to formulae (12) and (17) we get :
A0,1,2,3 = x0,1,2,3 + x7,6,5,4 A7,6,5,4 = x0,1,2,3 − x7,6,5,4 (18)
B0,1 = A0,1 + A3,2 B2,3 = A0,1 − A3,2 B6,5,4 = A7,6,5 + A6,5,4 B7 = A7 (19)
For even indices the DCT coefficients are expressed as follows:
2
√
2
[
X¯0
X¯4
]
=
[
1 1
1 −1
] [
B0
B1
]
4
[
S2X¯2
S6X¯6
]
= B3 + S4
[
1 1
−1 −1
] [
B3
B2
]
(20)
where
Sk = cos
(
kpi
16
)
(21)
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For odd indices with a support of (15) we get:
4
⎡
⎢⎢⎣
S1X¯1
S7X¯7
S3X¯3
S5X¯5
⎤
⎥⎥ =
⎡
⎢⎢⎣
1 0 1 1 1 0
1 0 −1 1 −1 0
1 −1 0 −1 0 1
1 1 0 −1 0 −1
⎤
⎥⎥
⎡
⎢⎢⎢⎢⎢⎢⎣
B7
S2B4
S6B4
S4B5
S2B6
S6B6
⎤
⎥⎥⎥⎥⎥⎥
(22)
A direct approach from the classical definition requires: a single multiplication for even
indices (20) and 5 multiplications for odd indices (22). The scaled coefficients S1,7,3,5X¯1,7,3,5
in (22) can be expressed in an equivalent way introduced by Arai, Agui, Nakajima (AAN,
1988)., which allows reducing an amount of multiplications from 5 to 4 only.
4
⎡
⎢⎢⎣
S1X¯1
S7X¯7
S3X¯3
S5X¯5
⎤
⎥⎥ =
⎡
⎢⎢⎣
1 1 1 0 −1
1 1 −1 0 1
1 −1 0 −1 1
1 −1 0 1 −1
⎤
⎥⎥
⎡
⎢⎢⎢⎢⎣
B7
S4B5
(S2 + S6)B6
(S2 − S6)B4
S6(B6 − B4)
⎤
⎥⎥⎥⎥ (23)
Fig. 4. A fast DCT algorithm developed in 1988 by Arai, Agui and Nakajima
A minimization of multiplications amounts is one of a fundamental goal in long-term
numerical calculations. Reduction of product terms significantly speed up sophisticated
calculations, because a single multiplication requires several clock cycles of processor.
Multiplications in powerful FPGA chips can be however performed in very fast dedicated
DSP blocks in a single clock cycle. Signals processed in parallel threads in a hardware
implementation of a pipeline design have to be synchronized to each other. Pipeline approach
requires additional shift registers for synchronization also for signal currently not being
processed. However, such synchronization needs additional resources. Fig. 5 shows the part
of pipeline chain corresponding to odd indices of DCT coefficients (lower part in Fig. 4).
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S3X3= F7-F4
S1X1= F5+F6
S5X5= F7+F4
S7X7= F5-F6
A7=x0-x7 
A5=x2-x5 
A4=x3-x4 
A6=x1-x6 
B7 = A7
B5=A5+A6 
B4=-A4-A5 
B6=A6+A7 
E7 = D7
E5 = D5
E4=-D64-D4
E6=D6-D64
D7 = C7 
D64 = S6(C6+C4)
D5 = S4C5
D4=(S2-S6)C4
D6=(S2+S6)C6
C7 = B7 
C5 = B5 
C4 = B4 
C6 = B6 
F7=E7-E5 
F5=E5+E7 
F4 = E4 
F6 = E6 
Fig. 5. The AAN algorithm limited to indices 4 - 7 only with a time-oriented structure.
Adders, sub-tractors, multipliers and shift registers are marked by the following colours:
blue, gray, black and green, respectively. Red colour corresponds to routines requiring a
cascade processes.
A direct implementation of the pure AAN algorithm requires 7 pipeline stages, which utilize
additional resources of shift registers for synchronization for operations like: X(t+1) = X(t). In
a numerical calculation in processors data are simply waiting for a next performance cycle.
The D64 block contains a cascade of the sum and the multiplication. An implementation of
the cascade in a single clock FPGA logic block significantly reduce a speed. Additionally,
the lpm_add_sub mega-function from the Altera® library of parameterized modules (LPM)
does not support an inversion of a sum i.e. B4 = −(A4 + A5) or E4 = −(D64 + D4).
These operations would have to be performed in a cascade way by an adder and a sign
inversion. Cascade operations performed in the same clock cycle significantly slow down
a global registered performance.
S3X3= E7-E4 
S1X1= E5+E6 
S5X5= E7+E4 
S7X7= E5-E6 
A7=x0-x7 
A5=x2-x5 
A4=x3-x4 
A6=x1-x6 
B7 = A7 
B5=A5+A6 
B4=A4+A5 
B6=A6+A7 
E7=D7-D5
E5=D7+D5
E4=D4-D64
E6=D6-D64
D7= C7 
D64 = S6C64
D5 = S4C5 
D4=(S2-S6)C4
D6=(S2+S6)C6
C7 = B7
C5 = B5
C4 = B4
C6 = B6
C64=B6-B4
Fig. 6. Optimized AAN algorithm for indices 4 - 7. A redefinition and splitting of variables
allowed a reduction of the chain length.
A simple redefinition of nodes removes difficulties mentioned above. The B4 node defined
as the sum of A4,5 nodes requires a simple lpm_add_sub mega-function. The D4 node with
currently inverted sign allows using lpm_add_sub in E4 performing a subtraction. The D64
node from Fig. 5 can be split into the subtraction C64 and the multiplication D64 in the next
clock cycle (Fig. 6).
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Routines E and F from Fig. 5 have been merged into single routine E (Fig. 6) to short an
amount of pipeline stages and remove unnecessary shift registers.
B7 = A7 
B5=A5+A6 
B4=A4+A5 
B6=A6+A7 D7p26=C7+C26
C7 = B7
C66=S6B6
C26=S2B6
C45=S4B5
C64=S6B4
C24=S2B4
D45p64=C45+C64 S3X3= D7p66-D45p24 
S1X1= D7p26+ D45p64 
S5X5= D7m66-D45m64 
S7X7= D7m26+D45m64 
D7m26=C7-C26
D45m64=C45-C64
D7p66=C7+C66
D45p24=C45+C24
D7m66=C7-C66
D45m64=C45-C24
A7=x0-x7 
A5=x2-x5 
A4=x3-x4 
A6=x1-x6 
Fig. 7. Optimized, shorter pipeline chain based on the classical approach. The reduction of
the length of the chain at the cost of an additional multiplier.
A classical approach reduces a length of the chain from 6 to 5 stages only, at the cost of one
additional multipliers. An abridgement of the pipeline chain and in a consequence a reduction
of the shift registers needed for synchronization allows saving significant amount of logic
blocks, especially for wide data bus. In order to reduce an approximation errors, the data bus
in the intermediate stages is enlarged.
6. 16-point DCT algorithm
The 16-point DCT algorithm will be implemented according to the classical approach with
an optimization of the number of pipeline stages at the cost of an utilization of embedded
multipliers (Szadkowski, 2009). The 1st and the 2nd pipeline stages utilize the set of variables
(12) and (17) respectively. For N = 16 the fractional angle of the twiddle factor in the 1st step
of minimization equals to β = pi . The same fractional angle corresponds to the 2nd step of
minimization for even indices corresponded to An.
B0,1,2,3 = A0,1,2,3 + A7,6,5,4 B4,5,6,7 = A3,2,1,0 − A4,5,6,7 (24)
The scaling procedure used for odd indices of X¯k with the fractional angles β =
kpi
32 gives:
B15 = A15 B14,...,8 = A15,...,9 + A14,...,8 (25)
Coefficients X¯k for even indices can be expressed by variables (24) and scaling factor (21)
⎡
⎢⎢⎣
X¯0
X¯8
X¯4
X¯12
⎤
⎥⎥ = 12√2
⎡
⎢⎢⎣
S4 S4 S4 S4
S4 −S4 −S4 S4
S2 S6 −S6 −S2
S6 −S2 S2 −S6
⎤
⎥⎥
⎡
⎢⎢⎣
B0
B1
B2
B3
⎤
⎥⎥ (26)
⎡
⎢⎢⎣
X¯2
X¯14
X¯6
X¯10
⎤
⎥⎥ = 12√2
⎡
⎢⎢⎣
S7 S5 S3 S1
−S1 S3 −S5 S7
−S5 −S1 −S7 S3
S3 S7 −S1 S5
⎤
⎥⎥
⎡
⎢⎢⎣
B4
B5
B6
B7
⎤
⎥⎥ (27)
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After a scaling according to (15) we can introduce the new set of variables for the 3rd pipeline
stage:
4
[
X¯0
X¯8
]
=
[
1 1
1 −1
] [
C0
C1
]
4
√
2
[
S2X¯4
S6X¯12
]
=
[
1 + S4 S4
1− S4 −S4
] [
C3
C2
]
(28)
4
√
2
⎡
⎢⎢⎣
S1X¯2
S7X¯14
S3X¯6
S5X¯10
⎤
⎥⎥ =
⎡
⎢⎢⎣
1 S4 S2 S6
1 −S4 S6 −S2
1 −S4 −S6 S2
1 S4 −S2 −S6
⎤
⎥⎥
⎡
⎢⎢⎣
C7
C5
C6
C4
⎤
⎥⎥ =
⎡
⎢⎢⎣
1 0 1 1 1 0
1 −1 0 −1 0 1
1 1 0 −1 0 −1
1 0 −1 1 −1 0
⎤
⎥⎥
⎡
⎢⎢⎢⎢⎢⎢⎣
C7
S2C4
S6C4
S4C5
S2C6
S6C6
⎤
⎥⎥⎥⎥⎥⎥
(29)
C0,1 = B0,1 + B3,2 C3,2 = B0,1 − B3,2
C4,5,6 = B4,5,6 + B5,6,7 C7 = B7 (30)
Let us notice that the structure of the right vector in (29) is exactly the same as in (22), but the
structures of the 6x4 matrices are different. In (22) the matrix comes from a transformation for
the odd indices supported by (21), while in (29) the matrix comes from a transformation of
even indices.
Scaled coefficients corresponding to odd indices
Z¯k = 4
√
2X¯kcos
(
kpi
32
)
(31)
can be expressed by variables (25) and scaling factors (21) as follows:
⎡
⎢⎢⎣
Z¯1,15
Z¯3,13
Z¯5,11
Z¯7,9
⎤
⎥⎥ =
⎡
⎢⎢⎣
1 S4 S2 S6
1 −S4 S6 −S2
1 −S4 −S6 S2
1 S4 −S2 −S6
⎤
⎥⎥
⎡
⎢⎢⎣
B15
B11
B13
B9
⎤
⎥⎥±
⎡
⎢⎢⎣
S1 S3 S5 S7
S3 −S7 −S1 −S5
S5 −S1 S7 S3
S7 −S5 S3 −S1
⎤
⎥⎥
⎡
⎢⎢⎣
B14
B12
B10
B8
⎤
⎥⎥ (32)
Matrix (32) can be factorized as follows:
⎡
⎢⎢⎣
Z¯1,15
Z¯7,9
Z¯5,11
Z¯3,13
⎤
⎥⎥ =
⎡
⎢⎢⎣
(C15 + C11) + (C
2
13 + C
6
9)
(C15 + C11)− (C213 + C69)
(C15 − C11)− (C613 − C29)
(C15 − C11) + (C613 − C29)
⎤
⎥⎥±
⎡
⎢⎢⎢⎣
1
2S1
0 0 0
0 12S3 0 0
0 0 12S5 0
0 0 0 12S7
⎤
⎥⎥⎥
⎡
⎢⎢⎣
1 S4 S2 S6
1 −S4 S6 −S2
1 −S4 −S6 S2
1 S4 −S2 −S6
⎤
⎥⎥
⎡
⎢⎢⎣
C14
C10
C12
C8
⎤
⎥⎥
(33)
where:
C8,10,12 = B8,10,12 + B10,12,14 C14,15 = B14,15 C
2,6
9,13 = B9,13S2,6 C11 = B11S4 (34)
In the 4th pipeline step directly from (32) we can introduce new variables:
D15,11 = C15 ± C11 D13 = C213 + C69 D9 = C613 − C29 (35)
The rest of variables require 10 next multipliers, 3 adders/sub-tractors and 3 shift registers:
D5,10 = S4C5,10 D
2,6
4,6,8,12 = S2,6C4,6,8,12 D3.7.14 = C3,7,14
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D0,1 = C0 ± C1 D2 = C2 + C3 (36)
However, the 5th pipeline stage requires only a single multiplier for the E2 variable:
E2 = S4D2 E0,1,3 = D0,1,3 E4 = D
6
6 − D24 E6 = D26 + D64 (37)
E
7,11,15
5,9,13
= D7,11,15 ± D5,9,13 E14,10 = D14 ± D10 E12 = D212 + D68 E8 = D612 − D28 (38)
The 6th stage does not require any multiplier, only 10 adders/sub-tractors and 6 shift registers
for synchronization:
F
3,5,7,9,13
2.4.6.8.12
= E3,5,7,9,13 ± E2,4,6,8,12 F0,1.9.11.13.15 = E0,1.9.11.13.15 (39)
In the 7th pipeline stage 12 signals are delayed only for synchronization and 4 are scaled for
the following (n,k) pairs: (14,1),(12,7),(10,3),(8,5):
Gn =
Fn
2Sk
(40)
In the 8th pipeline stage pure registers for synchronization only are implemented for even
indices of X¯0,2,4,6,8,10,12,14 and
H
9,11,13,15
8,10,12,14
= G9,11,13,15 ± G8,10,12,14 (41)
The last stage contains all scaling multipliers:
X¯k =
Hm
4
√
2cos
(
kpi
32
) (42)
for the following (k,m) pairs: (1,15), (15,14), (7,13), (9,12), (3,11), (13,10), (5,9), (11,8), (14,7),
(2,6), (6,5), (10,4), (4,3), (12,2).
7. Implementation of the code into a FPGA
The spectral trigger should be generated if DCT coefficients normalized to the 1st harmonics
are in an arbitrary narrow range:
ThrLk ≤ ξk =
X¯k
X¯1
=
ηk ∗ H f (k)
η1 ∗ H15 ≤ Thr
H
k (43)
where ThrLk and Thr
H
k are lower and upper thresholds for each spectral index k, respectively.
Altera® Library of Parameterized Modules (LPM) contains the lpm_divide routine supporting
a division of fixed-point variables. However, this routine needs huge amount of logic elements
and it is slow (calculation requires 14 clock cycles in order to keep sufficiently high registered
performance). DSP blocks also do not support this routine. A simple conversion to
H15 × θLk = H15
(
η1
ηk
ThrLk
)
≤ H f (k) ≤ H15
(
η1
ηk
ThrHk
)
= H15 × θHk (44)
391An Optimization of 16-Point Discrete Cosine Transform Implemented into a FPGA as a Design for a Spectral First Level Surface Detector Trigger in Extensive Air Shower Experiments
www.intechopen.com
C15 = B
C
2
13 = S2
C11 = S4B
C
2
9 = S2
C
6
13 = S6
C
6
9 = S6
C7 = B
C6=B6+B
C5=B5+B
C4=B4+B
C3=B0-
C2=B1-
C1=B1+B
C0=B0+B
D
6
12 = S6C12 
D11=C15-C11 
D13=C
2
13+C
6
9 
D15=C15+C11 
D14 = C14 C14 = B
D
2
12 = S2C12 C12=B12+B
D10 = S4C10 C10=B10+B
D9=C
6
13-C
2
9 
D
2
8 = S2C8 
D
6
8 = S6C8 
C8=B8+B
D7 = C7 
D
2
6 = S2C6 
D
6
6 = S6C6 
D5 = S4C5 
D
2
4 = S2C4 
D
6
4 = S6C4 
D3 = C3 
D1=C0-C1 
D2=C2+C3 
E15=D15+D13 
E14=D14+D10 
E13=D15-D13 
E12=D
2
12+D
6
8 
E11=D11+D9 
E10=D14-D10 
E9=D11-D9 
E8=D
6
12-D
2
8 
E7=D7+D5 
E6=D
2
6+D
6
4 
E5=D7-D5 
E4=D
6
6-D
2
4 
E3 = D3 
E2 = S4D2 D2=C2+C3 
E1 = D1 
E0 = D0 
F15 = E15 
F13 = E13 
F12=E14-E12 
F11 = E11 
F9 = E9 
F6=E7+E6 
F5=E5+E4 
F4=E5-E4 
F3=E3+E2 
F2=E3-E2 
F1 = E1 
F0 = E0 
G15 = F15 
F14=E14+E12 
G10 = ɶ3 F10 
G9 = F9 
G8 = ɶ5 F8 
F10=E10+E8 
F8=E10-E8 
F7=E7-E6 
G14 = ɶ1 F14 
G13 = F13 
G12 = ɶ7 F12 
G11 = F11 
G7 = F7 
G6 = F6 
G5 = F5 
G4 = F4 
G3 = F3 
G2 = F2 
G1 = F1 
G0 = F0 
H15=G15+G14 
H14=G15-G14 
H13=G13+G12 
H12=G13-G12 
H11=G11+G10 
H10=G11-G10 
H13=G13+G12 
H9=G9-G8 
H7 = G7 
H6 = G6 
H5 = G5 
H4 = G4 
H3 = G3 
H2 = G2 
H1 = G1 >> 2 
H0 = G0 >> 2 
X1 = ɻ1 H15 
X15 = ɻ15 H14 
X3 = ɻ3 H11 
X13 = ɻ13 H10 
X5 = ɻ5 H9 
X11 = ɻ11 H8 
X7 = ɻ7 H13 
X9 = ɻ9 H12 
X14 = ɻ14 H7 
X2 = ɻ2 H6 
X4 = ɻ4 H3 
X12 = ɻ12 H2 
X6 = ɻ6 H5 
X10 = ɻ10 H4 
X8 = H1 
X0 = H0 
F
ig
.8.
T
h
e
p
ip
elin
e
in
tern
al
stru
ctu
re
o
f
16-p
o
in
t
D
C
T
F
P
G
A
ro
u
tin
e.
S
ig
n
al
fro
m
th
e
A
D
C
p
ro
p
ag
ates
th
o
u
g
h
th
e
(h
o
rizo
n
tal)
sh
ift
reg
ister
x
15 ,...,x
0 .
S
im
u
ltan
eo
u
sly,th
e
D
C
T
co
effi
cien
ts
are
calcu
lated
in
v
ertical
ch
ain
s
in
9
clo
ck
cy
cles.
E
ach
rectan
g
le
co
rresp
o
n
d
s
to
a
sin
g
le
clo
ck
p
ro
ced
u
re
(a
lo
g
ic
b
lo
ck
).
16-p
o
in
t
D
C
T
"en
g
in
e"
u
tilizes
35
m
u
ltip
liers,45
ad
d
ers,32
su
b
-tracto
rs
an
d
(16
+
38)
sh
ift
reg
isters.
H
0,1
=
G
0,1 /
4,a
d
iv
isio
n
is
n
o
t
im
p
lem
en
ted
,tw
o
lo
w
sig
n
ifi
can
t
b
its
are
ig
n
o
red
.
T
h
e
w
id
th
o
f
d
ata
is
ex
ten
d
ed
in
co
n
secu
tiv
e
p
ip
elin
e
stag
es
fro
m
N
at
th
e
sh
ift
reg
ister
x
15 ,...,x
0 ,ev
en
to
N
+
8
in
th
e
H
ro
u
tin
e.
w
w
w
.intechopen.com
An Optimization of 16-Point Discrete Cosine Transform Implemented into a FPGA as a Design for a Spectral First Level Surface Detector Trigger in Extensive Air Shower
Experiments 15
allows implementation of fast multipliers from the DSP blocks and calculation of products in
a single clock cycle. θLk and θ
H
k are lower and upper scaled thresholds respectively, which are
set as external parameters.
According to (44) the calculation of a sub-trigger needs two multipliers, two comparators and
an AND gate. The multiplier stage of an embedded multiplier block supports 9× 9 or 18× 18
bit multipliers. Depending on the data width or operational mode of the multiplier, a single
embedded multiplier can perform one or two multiplications in parallel. Due to wide data
busses embedded multiplier blocks do not use the 9×9 mode in any multiplication. Each
multiplier utilizes two embedded multiplier 9-bit elements. The full DCT procedure needs
the calculation of all coefficients 70 DSP blocks. However, the scaling of X¯k in the last pipeline
chain is no longer needed. It is moved to the thresholds according to (44). Removing last
pipeline chain reduces amount of DSP blocks to 40. Sub-triggers routines (Fig. 9) need 2
DSP blocks each. The chip EP3C40F324I7 selected for the 4th generation of the 1st level SD
trigger contains 252 DSP 9-bit multipliers. So, for 3-fold coincidences and an implementation
of 3 "engines" the single DCT "engine" can support only 11 independent DCT coefficients
(Szadkowski, 2011). Sub-triggers A0,1,2,3k , B
0,1,2
k , C
0,1
k and D
0
k are generated for the patterns Ak,
Bk, Ck and Dk (k = 2,4,6) from Fig. 3, respectively. Sub-triggers are synchronized to each other
in shift registers in order to put simultaneously on an AND gate (Fig. 11). In order to keep
a trigger rate below the boundary deriving from the limited radio bandwidth, additionally
the amplitude of the jump is verified. If the jump is too weak, a veto comparator disables the
AND gate. Thus, if spectral coefficients ξk match pattern ranges for each time bins selected by
multiplexer totally in 4 consecutive time bins and if veto circuit is enabled the final trigger is
generated. A delay time for the veto signal depends on the type of shape, which is an interest
of an investigation. For the single time bin of the rising edge the veto is delayed on 3 clock
cycles, for the investigated pattern corresponding to the three time bins of the rising edge the
maximal ADC value appears 2 clock cycles later in comparison to the previous case, so the
veto should be delayed on a single clock cycle only.
…………………........ 
X7=Ș7H13 
X9=Ș9H12 
H13=ZS7X7 
H12=ZS9X9 
X1=Ș1H15 H15=ZS1X1 
H13
H12
H15
H15 ĬH12
H13 
H12 
H15 ĬH13
H15 ĬL13
H15 ĬL12
&
&
Ȉ 
Occupancy 
Next coefficient 
 
 
 


 sub-trigger 
Fig. 9. The structure of sub-triggers. The DCT coefficients X¯k are not directly calculated.
They have been replaced by a boundary of the acceptance lane: upper and lower thresholds
H15 × θHk and H15 × θLk , respectively. Signals between that thresholds (two comparators +
AND gate) generate preliminary sub-triggers, which are next summed and compared with
the arbitrary Occupancy level. If an amount of "fired" preliminary sub-triggers is above the
selected Occupancy, the final sub-trigger is generated for the next processes. It is
enabled/disabled depending on the veto variable, verifying the minimal amplitude of the
input signals to keep the trigger rate on the reasonable level and to prevent the saturation of
the transmission channel.
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Ext_Clk
PLL_Clk1
Ext_ADC2
Ext_ADC1
Ext_ADC0
00004|RF_Fast_Trig
0|lpm_ff:$00000|dffs
0|lpm_ff:$00002|dffs
0|lpm_ff:$00004|dffs
0|lpm_ff:$00006|dffs
0|lpm_ff:$00008|dffs
0|lpm_ff:$00010|dffs
0|lpm_ff:$00012|dffs
0|lpm_ff:$00014|dffs
0|lpm_ff:$00016|dffs
0|lpm_ff:$00018|dffs
0|lpm_ff:$00020|dffs
0|lpm_ff:$00022|dffs
0|lpm_ff:$00024|dffs
0|lpm_ff:$00026|dffs
0|lpm_ff:$00028|dffs
0|lpm_ff:$00030|dffs
S:$00060|Ena_A_reg
S:$00060|Ena_DCT
00060|Ena_DCT_del
48|SUB_TRIG_DCT
50|SUB_TRIG_DCT
52|SUB_TRIG_DCT
54|SUB_TRIG_DCT
56|SUB_TRIG_DCT
58|SUB_TRIG_DCT
60|SUB_TRIG_DCT
62|SUB_TRIG_DCT
64|SUB_TRIG_DCT
66|SUB_TRIG_DCT
68|SUB_TRIG_DCT
0|lpm_ff:$00076|dffs
060|SUB_TRIG_Occ
S:$00060|SUB_TRIG
S:$00060IFinal_DCT
000 150 000
000 150 000
40 140107 84 70 60 53 49 46 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
40 140 107 70 60 53 49 44 42 41 40
0 1 0 9 3 1 0 1 0
23.0375 us +62.5 ns +200.0 ns +337.5 ns +375.0 ns +412.5 ns
23.0 us 23.2 us 23.4 us 23.5 us
Fig. 10. Simulation of the 1-fold spectral trigger simultaneously with the 3-fold threshold
trigger. The length of the shift registers = 16. Data in the Ext_ADC0 channel corresponds to a
muon signal with a 1-time-bin rising edge, 11-time-bins attenuation tail and with a constant
pedestal = 40 ADC-counts. Together with the begin of the muon peak (at 23.075 µs), two
neighboring channels Ext_ADC1,2 are driven artificially to 150 ADC-counts to generate the
standard threshold trigger based on the 3-fold coincidence. The internal PLL clock = 80 MHz.
The internal standard threshold trigger appears 5 clock cycles later (+62.5 ns). The nodes
lpm_ff:$00000|dffs - lpm_ff:$00030|dffs correspond to the shift register x15,...,x0. The system
is tuned for the Shape_A recognition (two 1st time bins on the pedestal level). Ena_A_reg is
generated (+200 ns = 16 clock cycles) due to the amplitude of the signal (140 ADC-counts) is
above the veto threshold. It is delayed next 15 cycles to be synchronized with
SUB_TRIG_Occ. Sub-triggers are generated 27 clock cycles (+337.5 ns) after the rising edge.
A calculation of the Occupancy takes next two clock cycles. 29 clock cycles after the rising
edge due to a coincidence of the Occupancy and Ena_DCT_del (inversion of the veto) the
SUB_TRIG is generated. Finally it appears in the same position as 3-fold coincidence
threshold trigger 31 clock cycles later. Final_DCT trigger corresponds to the possible
coincidence with a neighboring DCT "engines". If the standard threshold trigger(based on
3-fold coincidence) appears next any triggers are ignored though 768 clock cycles.
The 16-point DCT with 16-stage shift register for 100 MHz sampling can cover 150 ns time
window. For the horizontal or very inclined showers this interval is sufficient for the analysis.
However, for the higher sampling frequency, when the time window may turn out too short,
the shift register may be extended from 16 to 24 stages and the eight samples for the higher
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indices may be taken from the last 16 shift register nodes according to the Fig. 11. The samples
with higher indices correspond to the exponentially attenuated tail and the analysis of the tail
is lest critical than the rising edge, where samples are analyzed with a full speed.
x1x2x3x4x5 x6 x 7 x 8 
DCT + sub-trigger routines 
ɻ 1
 
MUX
Thresholds for the jump control 
Thresholds for investigating the 
exponential attenuation   
ɻ0 ɻ 0‘
ɻ 1‘ ɻ 1‘‘
A
N
D 
ɻ -1
Final 
spectral 
trigger 
x 0
cmp χ 2 χ 3
veto 
veto threshold 
DCT + sub-trigger routines 
x17x18x19 x20 x21x22 x23 x9 x10 x11 x12x13x14x15x 16
χ 1
Fig. 11. A scheme of the final spectral trigger. The shift register presented here has an
extended length = 24 stages to cover longer time window. However, for a sampling
frequencies fs ≤ 100 MHz 16 stages and T ≥ 150 ns the window is wide enough for an
analysis of horizontal showers. If signal shifted in the register chain matches the expected
patterns for 4 consecutive time bins i.e. corresponding to ADC shapes in Fig. 3 (1st row, 3
first graphs. The 4th pattern is exactly the same as the 3rd one. The amplitude of the signal
decreases, but the DCT coefficients remain the same (still an exponential attenuation).
3 DCT trigger "engines" have been successfully merged with the Auger code working with 100
MHz sampling. The final code utilizes only 38gives an opportunity to add new, sophisticated
algorithms. The slack reported by the compiler corresponds to a maximal sampling frequency
112 MHz, which gives a sufficient safety margin for a stable operation of the system. For
sufficiently high amplitudes of the ADC samples the Threshold trigger will be generated
32 clock cycles earlier than the spectral trigger (24 clock cycles of propagation in the shift
registers + 8 clock cycles of performance in the DCT chain). If the Threshold trigger has
been already generated, the next triggers are inhibited for 768 time bins necessary to fulfill
memory buffers (see Fig. 7 in (Szadkowski, 2005a)). Because the Threshold trigger (sensitive
to bigger signals) has a higher priority than the spectral trigger, ADC samples will not be
delayed for the Threshold trigger in order to synchronize it with the spectral one. The system
uses 10-bit resolution (standard Auger one). A compilation for the 12-bit resolution for the
current chip EP3C40F324I7 failed, due to a lack of the DSP blocks. 12-bit system requires
bigger chip EP3C55. The slack times are on the same level as for EP3C40. All pipeline routines
shown in Fig. 8 are implemented in a direct mode (no pipeline mode - like i.e. in the 2nd
generation of the FEB based on the ACEX family (see Fig. 2 in (Szadkowski, 2005a)) or for the
FFT implementation in the Cyclone family (Fig. 2 in (Szadkowski, 2005b)). So, a performance
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of a signal requires a single clock cycle only. All routines are fast enough to work with 100
MHz sampling without an additional pipeline stages and they do not introduce an additional
latency.
8. Accuracy
10-bit resolution of FADC in the high-gain channels (responsible for a trigger generation)
implies the ranges of X¯k coefficients given in the 2nd column of Table 1. Multiplications of
integer values N by real scaling factors sf give floating-point results. In order to keep possible
high speed of calculation and not to utilize resources spendthrift the fixed-point algorithm
of processing has been chosen. N×sf were approximated on each pipeline stage again to
the integer value. For almost all scaling factors: sf ≤ 1, N×sf has a representation of the
same or less amount of bits. For sf ≥ 1, N×sf extends the representation on 1 or 2 bits. This
approximation introduces errors. However, the width of the data in the internal pipeline
stages is extended from the N at the shift register x15,...,x0, to N+1, N+2, N+3, N+4, N+5, N+7,
N+8 in routines A, B, C, D, E, F, G, respectively (Fig. 8). This reduces approximation errors
mostly to the LSB, apart the X¯15. This coefficient will not be used for a trigger.
k range of LSB 2nd 3rd and k range of LSB 2nd 3rd and
X¯k bit more X¯k bit more
0 0...4092 0.0% 0.00% 0.00% 8 ± 2041 0.0% 0.00% 0.00%
1 ± 2521 13.1% 0.00% 0.00% 9 ± 12224 23.8% 1.55% 0.00%
2 ± 2581 8.7% 0.00% 0.00% 10 ± 4557 12.8% 0.00% 0.00%
3 ± 2914 13.1% 0.00% 0.00% 11 ± 7519 17.7% 0.00% 0.00%
4 ± 2348 4.8% 0.00% 0.00% 12 ± 5671 11.5% 0.00% 0.00%
5 ± 4019 15.1% 0.00% 0.00% 13 ± 9605 24.3% 2.00% 0.00%
6 ± 3045 8.6% 0.00% 0.00% 14 ± 12978 26.9% 2.86% 0.00%
7 ± 10032 23.1% 1.10% 0.00% 15 ± 25597 30.9% 25.08% 6.83%
Table 1. Ranges of X¯k coefficients and relative errors for least significant bits of X¯k. For k ≤ 14
the errors appear practically only in the LSB.
According to above estimations, the configuration with 3 "engines" does not support all ξk
sub-triggers due to limited amount of DSP blocks. However, for the next generation of
the water Cherenkov detectors array, where probably only a single PMT will be used, 3
"engines" will be implemented to investigate and to detect 3 different shapes of FADC traces
corresponding to i.e. different rise times of the rising edge.
9. Preliminary tests
Analysis of Auger ADC traces of very inclined showers shows that the maximum of the signal
is mostly reach in a single time bin. The attenuation factor for a tail is in the range of β =
(0.2 - 0.5). Fig. 12 shows shapes of signals with various attenuation factors with two first
time bins on a pedestal level. For simplicity it has been set on zero. It does not reduce the
generality of analysis, because the pedestal is irrelevant for DCT (k ≥ 1). The corresponding
DCT coefficients are shown in upper Fig. 3 (Shape_A). After a single clock cycle, when data
is shifted in the registers chain, shifted signal with only one time bin on the pedestal level
determines a new set of the DCT coefficients shown in lower Fig. 3 (Shape_B). Pattern, which
is going to be recognized, can be selected by a setting of DCT coefficient in the DCT engines.
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Fig. 12. Shapes of signals with various attenuation factors and two first time bins on the
pedestal level
All signals with first two time bins on the pedestal level for sure will be with only one
time bin on the pedestal level in the next clock cycle. But, not vice versa. A signal with
only a single time bin on the pedestal level before sharp rising edge can have significant
contribution in the 2nd time bin before rising edge and it will not be recognized by a pattern
recognition procedure tuned on the Shape_A. A procedure recognizing Shape_A is more
restrictive and gives lower trigger rate than for the Shape_B. Due to limited amount of the
DSP blocks only 11 DCT coefficients can be analyzed simultaneously. For the Shape_A the
X¯4 and X¯10 are ignored and for the Shape_B : X¯6 and X¯14, respectively, as weakly sensitive
on changes of signal shapes. The trigger based only on the DCT pattern recognition gives
too high rate, due to a contribution of very week signals with also appropriate shape, but
usually treated as noise. In order to reduce and control the trigger rate, the veto threshold
has been introduced. The calculation of the DCT coefficients in the pipeline chain and next
the calculation of sub-triggers in multipliers and comparators block takes 12 clock cycles. The
signal is synchronized with the DCT sub-triggers delayed the same time to be compared with
the veto threshold, simultaneously with a generated DCT sub-triggers. If the signal is above
the sum of the veto threshold and the pedestal, the sub-triggers are enabled to generated a
final spectral trigger. The condition that all 11 DCT coefficients were inside the acceptance
lane is too strong. The shapes are not ideal, noise introduces additional shape distortions.
Similarly as in the ToT trigger only a part of "fired" sub-triggers (Occupancy ≤ 11 = max.
number of sub-triggers) is enough to generate the final spectral trigger.
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Fig. 13. Coefficients for signals with various attenuation factors and two first time bins (left)
and only one time bin (right) on the pedestal level
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Although the spectral trigger is being developed for the future and for a single detection
channel (a single PMT), the DCT trigger in the Auger surface detector has been tested in a
2-fold coincidences of any 3 PMTs, to be close as possible for a comparison of the results with
the standard Auger data.
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Fig. 14. Rates for various acceptance lanes (from 0.20 - 1.00 till 0.30 - 1.50) and the veto
threshold (0 - 80 ADC-counts) for the Occupancy = 6 (left) and 7 (right), respectively. Due to
a possible saturation of a transmission channel, the rate of the spectral trigger should not
exceed ca. 40 Hz.
Fig. 14 show the trigger rate for the Occupancy = 6 and 7, respectively. The T1 trigger rate
is calibrated to ca. 100 Hz. Generally, the trigger rate for Occ = 6 is too high. In order not to
saturate the microcontroller and the transmission chain the total (standard Auger + spectral)
trigger rate should not exceed 150 Hz. This gives max. 40 - 50 Hz for the spectral trigger
only. The Occupancy = 7 with a range of attenuation factors limited to β = (0.20 - 1.14) gives a
trigger range on the reasonable level. The Occupancy = 8 reduces the trigger rate below 1 Hz
and seems to be too restrictive. The FPGA contains internal counters counting the trigger rate
and a contribution of DCT sub-triggers to the final trigger. The required trigger rate range can
be set remotely from the Central Data Acquisition System (CDAS). The FPGA automatically
tunes the veto threshold to get the required trigger rate. If the veto threshold is above 60
ADC-counts (ca. 1.2 VEM) the acceptance lane is modified. The attenuation factor β from
the left side of the range is increased/decreased in the range of (0.20 - 0.40) by the fixed right
boundary β = 1.3.
Fig. 15 show three calibration processes, when either initial parameters has been set ideally (B)
or they have to be tuned to get required trigger rate (A and C). The tuning process typically
does not exceed 3 minutes. In contrary to the standard Auger tuning procedure, when the
thresholds for the Threshold trigger are calculated by the external microcontroller located on
the Unified Board (UB), the thresholds for the acceptance DCT lane are initially calculated
and next stored in the ROM inside the FPGA and they are only multiplexed. This allows a
full autonomous FPGA calibration process without a support by any external microcontroller.
The new Front-End Board samples analog signals with 80 MHz. Data is written via a left port
in the dual-port RAM. Stored data are next read via the right port with 40 MHz. The new
board is seen by the rest of electronics as the standard one. Only a additional flag informs the
system on the type of the trigger. Internal FPGA counters allow counting a contribution of
the DCT coefficients to the final spectral trigger. Fig. 15d shows a relative contribution of the
DCT coefficients for the Shape_A. The contribution of the X¯5 and X¯9 is a little bit lower than
the rest ones. For the X¯9 the acceptance lane (compare Fig. 13A) is relatively narrow, so the
lower contribution is not strange. X¯5 is probably more sensitive on signal noise and possible
signal distortions. The graph A (Fig. 15) shows a process when the trigger rate is initially too
398 Applications of Digital Signal Processing
www.intechopen.com
An Optimization of 16-Point Discrete Cosine Transform Implemented into a FPGA as a Design for a Spectral First Level Surface Detector Trigger in Extensive Air Shower
Experiments 21
30
40
50
60
70
R
a
te
s
 (
H
z
) 
&
 
(A
D
C
-c
o
u
n
ts
)
Rates vs. time for 15-25 Hz requirement
rate - 0.26
rate - 0.27
A
0
10
20
0 0 103 206 309 412 515 618 721 824 927
R
a
te
s
 (
H
z
) 
&
 
v
e
to
 (
A
D
C
-c
o
u
n
ts
)
time (s)
veto
30
40
50
60
R
a
te
s
 (
H
z
) 
&
 
to
 (
A
D
C
-c
o
u
n
ts
)
Rates vs. time for 25-35 requirement
rate
veto
B
0
10
20
0 96 192 288 384 480 576 672 768 864 960
R
a
te
s
 (
H
z
) 
&
 
v
e
to
 (
A
D
C
-c
o
u
n
ts
)
time (s)
30
40
50
60
70
e
s
 (
H
z
) 
&
 
A
D
C
-c
o
u
n
ts
)
Rates vs. time for 35-45 Hz requirement
rate - 0.28
rate - 0.27
rate - 0.26
t 0 25
C
0
10
20
0 0 96 192 288 384 480 576 672 768 864 960
R
a
te
s
 (
H
z
) 
&
 
v
e
to
 (
A
D
C
-c
o
u
n
ts
)
time (s)
ra e - .
veto 4
6
8
10
12
Contribution of the DCT sub-triggers 
to the final trigger for the Occ = 7
PMT1 : 15-25
PMT2 : 15-25
PMT3 : 15-25
PMT1 : 25-35
PMT2 : 25-35
PMT3 : 25 35
0
2
2 3 4 5 6 7 8 9 10 11 12 13 14
  -
PMT1 : 35-45
PMT2 : 35-45
PMT3 : 35-45
Fig. 15. Rates obtained in the test detector during an auto-calibration process (graphs A, B
and C). A comparison of a contribution of "fired" DCT coefficients generating the
sub-triggers for all three PMT channels and for various trigger rates requirements
(right-down). There are no significant differences in a contribution of a fixed coefficients for
different PMT and various configuration of trigger rate requirements
high and the attenuation factor has to be increased (the acceptance lane is narrowed down).
The graph B shows the process, when the initial parameters are optimal and the acceptance
lane is not modified (only the veto threshold is tuned). The graph C shows the process when
the initial parameters give too low trigger rate and the acceptance lane is changed three times.
10. Conclusion
The pattern recognition technique implemented parallel with the standard threshold detection
may improve an efficency of a registration of rare events, especially for a single PMT in the
surface detector, when the coincidence technique cannot be longer used.
The optimized algorithm of the spectral trigger based on the Discrete Cosine Transform with
veto and auto-calibration procedure has been successfully implemented into the FPGA and
showed the perfect stability in the real detector. Measurements in the test detector confirmed
assumption for a selection of limited amount of DCT coefficients and a stability of algorithm
for arbitrarily selected acceptance lane of the spectral trigger rate.
Although 6 surface detectors from the Pierre Auger Observatory have been used for the tests,
the spectral trigger is being developed more generally for future ground EAS arrays using -
other than the present Pierre Auger Observatory - only one PMT per station.
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